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Single-phase Bridgeless PFC Topology Derivation
and Performance Benchmarking
Zhengge Chen, Student Member, IEEE, Pooya Davari, Senior Member, IEEE,
and Huai Wang, Senior Member, IEEE
Abstract—This paper introduces two general ways to derive
single-phase bridgeless power factor correction (PFC) topolo-
gies and then 15 accessible bridgeless topologies are derived
based on the configuration of different basic types of DC-DC
converter cells. Although the majority of the topologies have
been previously proposed, other possible research points are
reviewed. Besides, a consistent component sizing procedure with
electric, thermal, and cost models is applied to conduct the
performance benchmarking of these PFC topologies in terms of
power loss, volume, and cost. Three boost-type PFC topologies
are chosen as examples to demonstrate the procedure and
the corresponding benchmarking results with both theoretical
analyses and experimental verification. Finally, mission profiles
of one specific application are introduced to show the material
cost payback period of adopting one modified bridgeless boost
topology instead of conventional one in different scenarios.
Index Terms—Single-phase, PFC, Bridgeless, Topology, com-
ponent sizing procedure, performance benchmarking.
I. INTRODUCTION
IN order to avoid the distorted AC input current in powerelectronic equipment, active power factor correction (PFC)
converters are usually used as the front-end in the equipment
[1]. Among them, the boost PFC converter is one of the
most widely used topologies [2]. Fig. 1 shows its operation
modes with the inductor operating in continuous conduction
mode (CCM). Observations from Fig. 1 indicate that there are
always three conducting power semiconductors (two in the
diode bridge) in the current path, which causes considerable
conduction losses [3]. Hence, on the demanding for minimiz-
ing conduction losses, high efficient AC-DC PFC converters
without the diode bridges are gaining concentrations in recent
decades [2]–[10].
Various bridgeless boost PFC converters with different
features are proposed to replace the conventional boost or the
interleaved boost PFC converters [2], [7]–[10], e.g., ZVS soft-
switching resonant bridgeless boost topology with inherent
PFC ability [9], bridgeless interleaved boost topology for
applications with output power higher than 3 kW [10], etc.
Moreover, bridgeless topologies are usually presumed to be
employed in only relatively high power applications since they
mainly reduce conduction losses, nonetheless, the surge of
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Fig. 1. The boost PFC converter topology with inductor operating in CCM
both in the positive half line cycle: (a) S1 in on-state, (b) S1 in off-state.
other type bridgeless topologies have changed the situation,
e.g., bridgeless buck-boost PFC converters applied in LED,
laptop power adapter, and adjustable speed motor drive (<250
W) [5], [6], [11], [12]. However, although there are numerous
different bridgeless topologies, there are only several refer-
ences to cover the topic that how to derive these bridgeless
topologies [13]–[15]. It is self-evident that by understand-
ing the topology derivation, more useful topologies can be
identified and more improvements upon the defective topolo-
gies can be done. Thus, the introduction of the bridgeless
topology derivation is meaningful and necessary. Compared
to the existing literatures [14], [15], the bridgeless topology
derivation method in this paper is not only applicable to the
boost type but also others. Although one similar derivation
method has been proposed in [13], a more systematic converter
cell configurations and detailed discussions are given.
On the other hand, with so many bridgeless topologies
derived, how to conduct a comparative study is also a problem.
Most bridgeless topology comparisons between bridgeless
topologies and their conventional topology counterparts adopt
same devices or only based on the rated currents/voltages to
select the components [9], [10], [12], [16]–[19], which are
not a fair comparison in terms of converter multi-dimension
performances, e.g., cost, volume, weight, reliability, and ef-
ficiency [20]. Because the ‘same devices’ based comparison
ignores the fact that these bridgeless topologies usually have
less thermal stresses upon components due to the employments
of more components or less generated power losses. Then,
the obtained topology comparison results in cost and volume
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perspectives are not convincing. Moreover, the quantitative
question that how much pain these bridgeless topologies
have to take in volume and cost aspects to gain efficiency
improvement is still echoing in the air.
To shed light on this issue, a consistent component sizing
procedure is introduced with consideration of electric, thermal,
and cost models in this paper to offer an unbiased quantitative
comparison results between topologies. Compared with the
existing PFC topology comparative evaluation methods [16],
[21], [22], this method selects the components based on their
calculated junction temperatures, which are derived by an
iteration loop between electric and thermal models. Although
other inverter topology comparison methods also use the
calculated junction temperatures to select components [23]–
[25], cost models are not included. Another detailed inverter
topology comparative study in [26] optimizes each compared
topologies for a fair comparison, yet it is too complicated to
follow and the running time (15-20 H) is too long. Meanwhile,
using different devices from different manufacturers trigger
the question that whether the converter performance differ-
ences are caused by the different manufacturing techniques
or just the topologies. In contrast, the comparative method in
this paper limits the component database to the same type
components only from the same generate/series of the same
manufacturers. In this way, the running time is reduced and
the code is simplified.
The remainder of this paper is arranged as follows. In
Section II, firstly, the principle of bridgeless PFC topology
derivation is introduced. Afterward, the detailed graphics show
how to use the two general configurations with different basic
converter cells to derive the topologies. Later, 15 accessi-
ble topologies are derived and then brief reviews of these
topologies along with a summary of the possible research
points are presented. In Section III, for a fair comparison, an
electrical, thermal, and cost models based component sizing
procedure is introduced. And by using this procedure, three
boost type topologies (two bridgeless named as M-IPOS and
IPOP, one conventional) are compared to demonstrate their
topology features in power loss, cost, and volume aspects,
followed by detailed comparison results. Section IV shows
three 850 W built prototypes and the test results. Moreover,
typical power load mission profiles of the base stations are
used to analyze the material cost payback period of using
the M-IPOS boost topology instead of the conventional boost
topology. The conclusion is drawn in Section V.
II. THE TOPOLOGY DERIVATION
A. The Principle to Derive Bridgeless
For ordinary converter cells (e.g. boost cell in Fig. 1), they
can only handle either the positive or negative input voltage
conversion, but AC input voltage requires converters to process
both positive and negative input voltages. By using the diode
bridge, the AC input voltage can be transferred to positive
input voltage so that the diode bridge along with one converter
cell is capable to function PFC. To gain the bridgeless topol-
ogy, i.e., to eliminate the diode bridge, one straightforward
way is to adopt two converter cells with each cell to deal with
the positive or negative input voltage conversion, respectively.
Then, most DC-DC converter cells should have the potentials
to form their corresponding bridgeless topologies. Specifically,
since each cell has to handle one polarity of the AC input,
then for the input side, they can only be formed in the input
parallel (IP) manner. As for the output side, the cells can be
either in output parallel (OP) or output series (OS). Thus,
there are IPOP and IPOS configurations of dual converter
cells. Although these dual-cell based bridgeless solutions have
doubled the components, however, since each converter cell
only works in the half line cycle, the components in these
bridgeless topologies have lower thermal stresses compared to
their conventional topology counterparts.
On the other hand, another solution to achieve ‘bridgeless’ is
using one single modified converter cell with the bidirectional
switch, which can handle both polarities of the input power
[18], [27], [28]. These type converters need a crucial and
carefully designed resonant circuit in the bidirectional inductor
current path, rather than just freewheeling diodes in the
ordinary converter cells [18], [28]. Meanwhile, the leakage
inductance in the transformer can be used to implement the
resonant circuit, so this type of bridgeless topologies are more
suitable in galvanic isolation applications [18], [28]. This paper
only focuses on the first solution using two converter cells.
B. How to Derive Bridgeless Topologies
Based on the positions of the eliminated diodes in the diode
bridge, Fig. 2 shows three considered configurations with the
corresponding imaging current flows. Fig. 3 shows these type
I and II converter cells with the bidirectional current ability
only in ‘b-d’ and ‘e-g’. Because of the similarity of IPOP-I
and IPOP-II topologies, this paper classifies them into IPOP.
Below discusses the requirements upon the converter cells
when use IPOP and IPOS configurations to obtain their cor-
responding bridgeless topologies. Fig. 2(b), (c), and (d) show
that the imaging current flow path in each cell is only one-
directional. However, comparing the current flows of the type
I converter cell in Figs. 2(b) and 2(d), it indicates that the type
I converter cell should be able to cope with the bidirectional
current flow only in ‘b-d’ terminals, otherwise, the converter
cells can not follow the method given in Fig. 2 to both form
its IPOS and IPOP bridgeless topologies. Correspondingly,
comparing the type II converter cell in Figs. 2(c) and 2(d),
the bidirectional power flow are in ‘f -h’ terminals.
Based on the aforementioned discussion, these categorized
configurations are applicable for most converter cells and even
for two different converter cells, as long as the converter cells
meet the aforementioned requirement. Here, for simplicity,
only the basic converter cells: boost, buck-boost, buck, sepic,
and Cuk, are considered in this paper as examples to illustrate
the effectiveness of these configurations. Note that even for
these basic converter cells, here only list just type I and type II
formats, not mention other modified converter cells. Hence, the
topology derivation method presented here can be helpful to
derive more bridgeless topologies. Anyway, based on the cells
in Fig. 3, different IPOP and IPOS bridgeless PFC converters
can be obtained in Fig. 4.






































































Fig. 2. Ways to derive bridgeless PFC topologies and their imaging current flows in positive and negative input voltage: (a) conventional PFC converter with
a diode bridge, (b) converter cells in IPOP with the eliminated diodes in the high legs of the diode bridge, (c) converter cells in IPOP with the eliminated
diodes in the low legs of the diode bridge, and (d) converter cells in IPOS with the eliminated diodes in one leg of the diode bridge.
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Fig. 3. The basic converter cells of boost, buck-boost, buck, Cuk and sepic, each with its type I and II versions. The type I converter cells have the bidirectional
current path only in ‘b-d’ terminals and type II only in ‘e-g’ terminals. Note that for each basic cell, here only lists two corresponding versions for examples.
C. Reviews of Derived Topologies
The IPOP-I/II buck, IPOS Cuk, and IPOS sepic topologies
are not seen in the available references yet. Others have been
proposed or have similar counterparts. The following reviews
the derived bridgeless topologies given in Fig. 4.
Boost: the IPOP-I boost topology, proposed in [29], was
an EMC modified version of an early dual boost topology
without the extra diodes [32]. On the other hand, the IPOS
boost topology has been proposed in 1995, named as DC split
boost due to the output voltage of each boost cell is half of
the total output voltage Vo [14]. Unfortunately, this topology
is unpopular because that if Vo = 400 V, then the RMS input
voltage Vin is limited to 90∼135 Vac for the boost voltage
ratio limitation
√
2Vin < ½Vo. However, it still has advantages,
e.g., the two inductors can be integrated into a single one
operating in both polarities of AC input and put in the input
side. Actually, this modified IPOS (M-IPOS) boost topology
can also be obtained from the modified type I and II boost cells
with inductor located in the bidirectional path of each cell. In
section III, this M-IPOS boost PFC converter is further studied.
Besides, more modifications can be done upon the IPOS
boost topology. For example, the well known totem-pole boost
topology can be seen as one version of the modified IPOS
boost topology [33]. Nonetheless, the simplified topology
usually leads to more complexity in modulations, which also
holds in the totem-pole boost topology. It has to use two
different switch driving signals with dead zones, however, the
original IPOS boost topology here can use one identical switch
driving signal without dead zones.
Buck-boost: the IPOP-I buck-boost topology has been
proposed for the LED applications and adjustable DC-link
motor drive [5], [6] and it shows similar PF performance
compared to its conventional buck-boost topology. However,
one of the buck-boost converter cell’s drawbacks is the high
voltage stresses across semiconductors due to the inverse
input and output voltages (Vo +
√
2Vin). To avoid the high
switching losses caused by the high voltage stresses, one
solution is to use a double-switch based non-inverted buck-
boost converter cell proposed in [34] and its modified IPOP-I
bridgeless topology is proposed in [35]. However, this solu-
tion increases the conduction losses as more semiconductors
included in the current path. Another solution is the IPOS
buck-boost topology, in which the lower voltage stresses (½Vo
+
√
2Vin) across semiconductors allows the converter to have
efficiency-enhanced performance in the light-load conditions,
where switching losses are dominant in the total power losses
[19]. Unfortunately, the IPOS buck-boost topology has higher
conduction losses in the output diodes than its IPOP and





















































































































































Fig. 4. IPOP-I/II and IPOS Bridgeless PFC topologies obtained by using basic converter cells. (a), (c), (d), (f), (i), (j) has been proposed in [29], [14], [6],
[13], [4], and [30], respectively. (k) and (m) already have very similar counterparts proposed in [17] and [31]. In the other obtained topologies, (g), (l) and
(o) still have some research values. For (g), it can eliminate the input current dead zones around the zero crossing of the AC input. For (l) and (O), they can
be further simplified and have lower voltage stresses across switches than their IPOP topology counterparts.
conventional topology counterparts.
Buck: The IPOS buck topology was proposed and studied
in [4] and it has relatively lower voltage stresses on the
secondary converter since the lower voltage output compared
to the conventional boost topology. On the other hand, directly
using the buck cells in Fig. 3(c) and 3(h) to obtain the IPOP
buck topology is not accessible. Because the input current
can flow through the anti-parallel diodes of MOSFETs to
charge both inductors even when the switch is off and then the
unwanted inductor current leads to the high voltage spike due
to the unavailable current path. Here, in Fig. 4(g) and 4(h), the
integrated inductors based IPOP buck topologies are presented
so that the unwanted inductor current can use the mutual
inductor for the current path. Moreover, this modification can
automatically eliminate the input current dead zones, since the
integrated inductor turns this IPOP buck topology to flyback
mode when the dead zones come. Apart from this solution,
this input current dead zone issue can also be solved by using
a relatively complicated control method, e.g., a modified IPOS
buck topology with four active switches [36]. In contrast,
another topological solution adopting only simple control is
using a switch-integrated parallel buck and flyback converter
cell to form the IPOP configuration, but it has poor efficiency
for too many components employed [37].
Cuk and sepic: the IPOP-I Cuk topologies have been
proposed in [35] with THDi below 2% and efficiency above
93%. Moreover, this IPOP-I Cuk can be further simplified by
integrating the dual output diodes and inductors into only one
of each [31]. Furthermore, the two active switches can also
be integrated into one so that drive circuit and control can be
simplified [38], e.g., the IPOP-II Cuk topology with one active
switch proposed in [17]. On the other hand, the IPOS Cuk
and sepic topologies are not seen in the available references,
which compared to their IPOP counterparts have lower switch
stresses and lower switching losses.
D. Summary of Possible Research Points
For these IPOP topologies, most researchers have proposed
IPOP-I or the modified IPOP-I bridgeless PFC topologies [6],
[14], [29]–[32], [39] and few attentions are upon the IPOP-II
[17]. The major reason can be the similarity between these
IPOP-I and IPOP-II topologies block the studying on the
IPOP-II topologies unless IPOP-II offers apparent advantages
over IPOP-I. For instance, a less-cost non-floating switch
driving circuit is enough in the IPOP-II Cuk PFC converter,
which is not applicable for the IPOP-I Cuk PFC converter [17].
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On the other hand, only a few available references conduct the
insight researches upon IPOS type bridgeless topologies [12],
[13], [15], [19], [36], which means that these type bridgeless
topologies still have considerable research values, e.g., the
possibility of soft-switching [33], [40]. In summary, possible
research points are listed as follows.
1) Two different or modified converter cells can be used
when following the introduced configurations. For instance,
Ref. [39] uses the type I buck and buck-boost converter
cells to derive the hybrid IPOP topology so that the input
current dead zones in the conventional buck PFC converter
can be alleviated and PF is improved by using a simple
voltage loop control. Similarly, in the IPOS type bridgeless
topology, the bridgeless buck PFC converter mentioned
in [36] can be derived by the IPOS manner based on
the modified buck converter cell proposed in [41], which
achieves high PF by using an additional active switch to
eliminate the dead zones of the AC input current.
2) For certain types of IPOS topologies with MOSFETs in
a bridge leg, they have the possibility to achieve a soft-
switching transition [40], e.g., the ZVS switching in the
totem-pole boost PFC converter [33] and the resonant boost
bridgeless converter [9]. Moreover, even if these switches
are unable to achieve soft-switching, the DC output split
structure in the IPOS topologies still awards the lower
switching losses compared to their conventional and IPOP
topology counterparts, e.g., the derived IPOS buck-boost,
Cuk, boost topologies.
3) The IPOS type bridgeless converters have the possibility
of different output capacitor arrangements. For example,
Ref. [12] has added a bidirectional capacitor in the IPOS
buck-boost PFC converter, and then from output ripple side
view, the added capacitor along with the two inductors
serves as additional LC filter to minimize the switching
frequency ripple. Consequently, smaller output current rip-
ple is achieved, which is preferred by LED applications
[42]. Meanwhile, the resultant expected lifetime of the
electrolytic capacitor is also a valuable research point.
III. THE PERFORMANCE BENCHMARKING
In this section, the component sizing procedure is introduced
in the design for a fair performance comparison. Besides, as
example, the M-IPOS boost topology is studied and compared
with the conventional and IPOP-I (IPOP is used instead for
short in the below) boost topologies in terms of power stage’s
power loss, cost, and volume. The design specifications are
given in Table I and Fig. 5 shows the operation modes of the
M-IPOS boost topology. Since the research on the M-IPOS
boost topology is not available in references, so the analysis
of this topology is given firstly.
A. Analysis of The M-IPOS Boost
For the conventional and IPOP boost PFC converters, the
operation modes and design guides are introduced in [43]
and [3]. Here only briefly introduces the M-IPOS boost PFC
converter. Assumptions are as follows. 1) All components are
ideal. 2) Output capacitors are large enough to consider Vo
TABLE I. Design Specifications of Converters
Symbol Parameters Quantity
fS Switching frequency 65 kHz
fL Line frequency cycle 60 Hz
Vin RMS input voltage 90 to 135 Vac
Vo Output voltage 400 V
Po Output power 850 W
thold Hold-up time 10 ms @ Vo,min = 320 V
Vo,rip Output voltage ripple (P-P) ≤ 10 V @ 850 W
Iin RMS input current ≤10 A @ 850 W with 90 Vac
































































































































Fig. 5. Operation modes of the M-IPOS boost PFC converter: (a) and (b) in
the positive half line cycle, (c) and (d) in the negative half line cycle, where
Vds1, Vds2, Vre,D1, and Vre,D2 are the voltage stresses across the switches
and output diodes, respectively.
as constant. 3) As the switching cycle TS is much smaller
than the line cycle TL, the instantaneous input voltage vin(t) is
considered as constant in each TS. Fig. 5 shows the operation
modes of the M-IPOS boost converter and Fig. 6 shows the key
waveforms. Due to the similarity in the positive and negative
half line cycle, only the operation modes in the positive half
line cycle is introduced.







S2 ( )i t
t
IL,avg
D2 ( )i t
C1( )i t























Fig. 6. Key waveforms of the conventional, IPOP, and M-IPOS boost PFC
converters in one switching cycle during the positive half line period, where
IL,avg is the average inductor current in the each switching cycle and
considered as constant, ∆iL being the switching-frequency inductor current
ripple, and Io being the output current.
In Fig. 5(a), when the switch is in on-state, the input current
flows through inductor L, rectifier diode DR2, and switch S2.
The inductor current iL increase linearly. During this period,
the voltage across inductor is equal to the input voltage vin.
The output capacitors C1 and C2 support the load.
In Fig. 5(b), when the switch is in off-state, the energy
stored in the inductor transfers to load and charge C2. Mean-
while, C1 is discharging continuously and its voltage de-
creases. During this period, iL decreases linearly. The voltage
across inductor is vin - ½Vo.
Note that in one switching cycle, the instantaneous voltages
of capacitors C1 and C2 are different, however, in the line
cycle, the average voltages of C1 and C2 are the same be-
cause the discharging and charging periods of these capacitors
largely depend on their own voltages. For example, in the
positive half line cycle, if VC1 is low than VC2, then the
discharging time of VC1 (equal to the charging period of VC2)
will be short. The principle of automatic voltage balance is
the same as the IPOS buck topology in [4].
Assuming that dS1 is the turning-on duty cycle and based
on the operation modes, the voltage conversion ratio of the







Here, assuming that d1 is the turning-on duty cycle in the
conventional and IPOP boost PFC converters, of which voltage
conversion ratio are the same and equal to 1/(1 − d1). If all
the three converters have the same input and output voltages,
then the relationship between d1 and dS1 is:
dS1 = 2d1 − 1 (2)
which indicates that dS1 is smaller than d1, as dS1 - d1<0.
Accordingly, referring to Fig. 6, compared to the conventional
and IPOP boost PFC converters, the M-IPOS boost PFC
converter has lower conduction losses in switches, as dS1 is





































Fig. 7. Control schematic of the M-IPOS boost PFC converter.
diodes, as 1 - dS1 is larger than 1 - d1. Meanwhile, the M-IPOS
boost PFC converter has lower switching losses in the switches
and output diodes compared to the conventional and IPOP
boost PFC converters, since its voltage stresses across switches
and output diodes are only 50% of that in the conventional and
IPOP boost PFC converters.
As the output capacitors C1 and C2 can achieve auto-
balance, then the control implementation of the M-IPOS boost
PFC converter can be as same as that of the conventional
boost PFC converter. In this paper, average current control is
adopted to achieve the close-loop control and Fig. 7 shows the
corresponding control schematic.
B. Component Sizing Procedure
Fig. 8 shows the component sizing procedure with consider-
ations of electrical, thermal, and cost models. By following this
procedure, the three compared converters are presumed to have
similar stable junction temperatures (meaning values) in the
same type components, e.g., the stable junction temperatures
of MOSFETs in the three converters are evaluated to be
within 100 ± 2 ◦C in the maximum input and output current
condition (@ 850 W, 90 Vac). Usually, junction temperatures
are considered as one of the important reliability criteria that
affect the lifetime [44]. Besides, by choosing the junction
temperatures of components as selection criteria, the obtained
power loss, cost, and volume comparison results are more
meaningful. The follows introduce the corresponding electric,
thermal, and cost models with selected examples.
The electric models relate to components, topologies and
design specifications. Based on the operation modes in Fig. 5,
in one switching cycle, the RMS currents iS2,RMS, iC1,RMS,
iC2,RMS, and iL,RMS in S2, C1, C2, and L, as well as the
average currents iD2,avg and iDR2,avg of the output didoes D2













+ I2L,avg − 2IoIL,avg) + I2o (5)
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Thermal dependent components:
Switches Ploss,S(Ron);  Output diodes Ploss,D(VF);
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 Design specifications  Component database
Fig. 8. The component sizing procedure. The electric models provide initial
power losses Ploss to the thermal models under the maximum ambient
temperature Tam. Then, based on Ploss, the thermal models compute the
corresponding junction temperature Tj,cal of the considered component.
Afterward, the sum of Tam and the assumed temperature difference ∆Tj
between junction and ambiance, is compared with Tj,cal to check whether the
stable junction temperature is reached. If not, update the thermal dependent
parameters (cf. Fig. 9) for the electric models to re-calculate Ploss . If
yes, this loop aborts and the stable Tj,cal is compared with the required
junction temperature Tj,req (with 2% tolerances). If the requirement is
fulfilled, then the component is stored, otherwise, it is discarded. Moreover,
the component properties based cost models are built to assess the component
costs. The output information include Ploss, Tj,cal, cost, and volume for
each component. Users select the stored (criteria-fulfilled) components based







iD2,avg = (1− dS1) · IL,avg (7)
iDR2,avg = IL,avg. (8)
Note that (3)-(8) are the derived results in one switching
cycle, the corresponding RMS and average currents in a half












iY,avg(t)dt,Y ∈ {D,DR} . (10)
The specific power loss calculation equations for switches,
output capacitors, boost diodes, and the rectifier diodes in the
entire line cycle can be found in [43]. And the RMS and
average currents should be replaced by the results obtained
from (9) and (10). Here, inductor power loss calculations are
taken as examples to illustrate electric models.
As for the inductor power losses, there are two parts, copper
losses PCu,L and core losses Pcore,L. Due to the good heat
dissipation of the toroidal core, the inductor power losses are
calculated only at the ambient temperature without considering
the thermal impact. The selection criterion for the core is based
on the winding factor (WF ∈ 25% ∼ 40%) [45]. Moreover,
for simplicity, the copper losses PCu,L is calculated without
considering the skin and proximity effects caused by the eddy
current, which is:




where lCu, ACu, and ρCu are the winding length, cross section
of core, and electrical resistivity of wire, respectively. Two
paralleled AWG 17 wires are used in this design with current
density 500 Amps/cm2. The winding length lCu and turns can
be calculated by the method in [45], which is helpful and prac-
tical for the inductor design. Regarding the core losses Pcore,L,
it is calculated by improved generalized Steinmetz equation
(iGSE) [46]. This iGSE can use the material parameters α, β,
and k in the Steinmetz equation to calculate the time-average
core losses per volume Pcore,vol,L even under non-sinusoidal
excitation. The Pcore,L is calculated by:


















where ∆B is the peak-peak flux density, j being the jth
switching cycles in the half line cycle, N being the number
of turns, Ae being the effective cross section of the inductor
core, le being the effective magnetic path length, Vj being the
estimated voltages across the inductor during the time period
∆tj, Nc being the inductor core number, and ki being the
coefficient relating to α, β, and k.
The thermal models depend on the components themselves.
The considered components in the database are MOSFETs
from Infineon CoolMOS C7 with TO-247 package, output
diodes from Infineon CoolSiC G5, diode bridges from Vishay
New isoCink+, heatsinks from Aavid extruded channel fin
types and Ohmite P series, toroidal cores from Magnetics Kool
Mµ types, and output capacitors from Nichicon LGG series.
For example, Fig. 9 shows the junction temperature Tj
and drain current Idon dependent on-state resistance Ron of
MOSFETs, which can be expressed by a function with these
two variables, Tj and Idon. Moreover, the thermal model of the
MOSFET has been given in Fig. 10. The thermal resistances
Rthjc and Rthhs can be extracted from datasheets and Rthch is
assumed to be 1 ◦C/W, which is caused by the thermal grease
[43]. The thermal capacitance is not considered since here
only concerns the stable junction temperature. Then, junction
temperatures of MOSFETs are calculated by:
Tj,S = Tam + Ploss,S ·Rth. (13)
where Rth is the sum of Rthjc, Rthch, and Rthhs. The obtained
Tj,S is further used in the procedure (cf. Fig. 8).
The cost models are built based on the component physical
properties to avoid the price disruptions e.g., raw material price
fluctuations, distributors’ price strategies, etc. The specific
















Fig. 9. The built thermal dependent on-state resistance Ron with junction
temperature Tj and continuous on-state drain current Idon as variables. These
fitting curves are based on the data extracted from datasheets. Examples (a)








Fig. 10. The thermal model of the MOSFET with the thermal resistances from
junction to case Rthjc, case to heatsink Rthch, and heatsink to ambiance
Rthhs. This simplified thermal network does not consider the interactive
thermal impacts between components and the thermal capacitors. The junction
temperature can be evaluated from this model by using power losses.
y = 0.3602x + 0.2246




































Fig. 11. The cost models of MOSFETs with packages TO-220 and TO-247.
In this case, only TO-247 package with rated drain to source voltage being
650 V MOSFETs are used.
model equations can be referred from [47]. Fig. 11 shows the
example cost models of the CoolMOS C7 MOSFETs with
packages TO-220 and TO-247. The physical properties of
these MOSFETs in considerations are chip area and package.
Besides, because the chip area reflects the maximum rated
continuous drain current Idon,max, Then, the specific cost
model of MOSFET is:
CMOS = achip · Idon,max + bpack (14)
where CMOS is the price, achip and bpack being the constants
that represent the coefficients of chip area and package cost.
C. Comparison Results
Before the component selection procedure, the inductance
should be determined firstly, which relates to the inductor
current ripple factor kiL, usually set within [15%, 40%]. The
inductance in the conventional and IPOP boost PFC converters







where duty cycle d1 is equal to 0.5, and then (15) reaches its
maximum value. Here, kiL = 22% because too large kiL will
lead the converter into DCM/CCM operation mode even in
heavy load conditions and cause the poor PF performance.
On the other hand, for the M-IPOS boost PFC converter,











Combining (1), (16), and (17), the inductance design equation









Comparing (15) and (18), if all three converters have the same
inductor current ripple requirement, the M-IPOS boost PFC
converter only need half inductance of that in the conventional
and IPOP boost PFC converters, which is an advantage in
terms of volume and cost. Based on (15) and (18), each
inductance in the three compared converters can be determined
and the components are selected as listed in Table II. Fig.
12 shows the corresponding comparison results in terms of
cost, power loss, and volume. Note that the comparison results
presented here only considers the components in the power
stage since this paper mainly discusses the topologies. The
required capacitance calculation can refer to [43].
In Table II, since that Infineon CoolMOS C7 have only
600 V and 650 V rated voltage series [48] and for CoolSiC
G5 , they only have 650 V and 1200 V rated voltage series
[49]. Thus, even though the M-IPOS boost PFC converter has
lower voltage stresses across switches and diodes compared
to the conventional and IPOP boost PFC converters, the same
voltage rated components are selected in this case. Meanwhile,
the considered design priority here is minimal power losses,
thus MOSFETs IPW65R045C7 with different heatsinks are
selected in the all three compared converters to ensure the
minimal power losses target in each topology. Note that if the
considered design priority is minimal cost, then in the M-IPOS
boost PFC converter, IPW65R065C7 with heatsink SW50 2G
(Rthhs=8.8 ◦C/W) should be selected, as this combination has
lower total cost (10.8 e) than the combination IPW65R045C7
with heatsink SW25 2G (total cost 12.3 e), even although
this combination has higher power losses than the combination
IPW65R045C7 with heatsink SW25 2G.
For this design results at hand (cf. Fig. 12), the conven-
tional boost PFC converter still has lower cost and volume
advantages over the bridgeless type boost PFC converters
even though relatively large heatsinks have been used for
the diode bridge and MOSFET. Nevertheless, both bridgeless
type converters have comparable higher efficiency than the
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TABLE II. Component selection results of converters
Converters L (WF∈ 25% ∼ 40%) S +Hs (Tj,cal ∈ 100± 2 ◦C) Caps (Tj,cal ∈ 95± 5 ◦C) D +Hs (Tj,cal ∈ 100± 2 ◦C) DR+Hs (Tj,cal ∈ 135± 2 ◦C)
M-IPOS boost 0077094A7 ×1(254 µH)
IPW65R045C7 (650 V) ×2
SW25-2G (Rthhs = 11.4 ◦C/W) ×2
LGG2E152MELB50 ×2
(250 V / 1500 µF)
IDH06G65C5 (650 V) ×2
SW38-2G (Rthhs = 10.2 ◦C/W) ×2
BU2506 (600 V) ×1
YB32-4G (Rthhs = 6.8 ◦C/W) ×1
IPOP boost 0077730A7 ×2(508 µH each)
IPW65R045C7 (650 V) ×2
PA-T2X-38E (Rthhs = 7.5 ◦C/W) ×2
LGG2W391MELB40 ×2
(450 V / 390 µF)
IDH06G65C5 (650 V)×2
507302B00000G (Rthhs = 24.5 ◦C/W) ×2
BU2506 (600 V) ×1
YB32-4G (Rthhs = 6.8 ◦C/W) ×1
Conv. boost 0077730A7 ×1(508 µH)
IPW65R045C7 (650 V) ×1
PA-T21-38E (Rthhs = 3.1 ◦C/W) ×1
LGG2W391MELB40 ×2
(450 V / 390 µF)
IDH06G65C5 (650 V) ×1
SW38-2G (Rthhs = 10.2 ◦C/W) ×1
PB4006 (600 V) ×1














































































































Modified IPOS  boost
Cal. Eff. = 96.1%
IPOP boost
Cal. Eff. = 95.7%
Conv. boost
Cal. Eff. = 94.8%
Note: here Cal. Eff. @ 850 W output, 90 Vac 
input (Max. input/output current condition)


























































Fig. 13. The calculated efficiency of the M-IPOS boost, IPOP boost, and
conventional boost PFC converters over different load conditions. Here for
simplicity, CM chock is considered as a pure resistant in each topology.
conventional boost PFC converter. Besides, compared to the
IPOP boost PFC converter, the M-IPOS boost PFC converter
has lower cost and volume due to the requirement of only
one single smaller inductor and the switches with cheaper
heatsinks (cf. ‘L’ and ‘S +Hs’ dimensions in Fig. 12).
However, in order to have the same output power, the output
diode currents in the M-IPOS boost PFC converter have to
be twice large as that in the IPOS and conventional boost
PFC converters, because of the split DC output voltage (½Vo)
in each converter cell. Therefore, the output diodes consume
more power losses in the M-IPOS boost PFC converter and
larger heatsinks have to be used with the output diodes, which
increase the volume and cost in the M-IPOS boost PFC
converter. That is a disadvantage of this topology.
Fig. 13 shows the calculated efficiency curves of the three
compared converters. It indicates that among the three con-
verters, the M-IPOS boost PFC converter has higher effi-
ciency over different load conditions, especially, in light-







Fig. 14. Experimental prototypes of three compared converters.
load conditions. This is because the lower switching losses
in the M-IPOS boost PFC converter do not decrease too
much its efficiency curve as what happened in the IPOP and
conventional boost PFC converters.
IV. EXPERIMENTAL VALIDATIONS AND ANALYSIS
A. Prototypes
Based on Table I and Table II, the conventional, IPOP,
and M-IPOS boost PFC converters have been built and Fig.
14 shows these prototypes. The control board, implemented
by TMS320F28335, is inserted on the bottom of each main
board. The efficiency, PF, and THDi are measured by the N4L.
Fig. 14 shows that among the three compared converters, the
conventional boost PFC converter has the smallest volume and
the IPOP boost PFC converter has the largest one.
B. Experimental Results
Fig. 15 shows the input and output waveforms of the three
compared converters in 850 W load condition and Fig. 16


















































Fig. 15. The input and output waveforms of the three compared converters in 850 W load condition: output voltage Vo [100 V/div], input voltage vin [100



















































Fig. 16. The waveforms inside the compared converters in 850 W load condition: (a) conventional boost with the voltage after diode bridge Vd [100 V/div],
inductor current iL [10 A/div], drain-source voltage of switch Vds [250 V/div], and reverse voltage across output diode Vre,D [250 V/div]; (b) IPOP boost
with inductor current iL1 and iL2 [10 A/div], drain-source voltage of switch Vds1 [250 V/div], and reverse voltage across output diode Vre,D2 [250 V/div];
(c) IPOS boost with output capacitor voltage VC2 [100 V/div], inductor current iL [10 A/div], drain-source voltage of switch Vds1 [250 V/div], and reverse





































Fig. 17. The measured efficiency, THDi, and PF of the conventional, M-IPOS, and IPOP boost PFC converters in different load conditions at 110 Vac input
voltage: (a) efficiency, (b) THDi, and (c) PF.
shows the corresponding waveforms inside the converters.
Comparing Figs. 15(a), (b), and (c), it indicates that all three
converters have similar performances in 850 W load condition
in terms of output voltage ripple, PF, and THDi. Seen from
Figs. 16(a), (b), and (c), the IPOP and M-IPOS boost PFC
converters have achieved bridgeless operations since there is
no voltage stresses across semiconductors in the corresponding
half line cycle. Meanwhile, due to the presences of the anti-
parallel diodes across MOSFETs, the inductor currents in the
IPOP boost PFC converter has negative returning current flow,
which leads to slightly poor PF and THDi performances [3].
Moreover, the maximum voltage stresses across semiconduc-
tors in the M-IPOS boost PFC converter are 200 V, only half of
that in the conventional and IPOP boost PFC converters (400
V), which results in lower switching losses in the M-IPOS
boost PFC converter.
The measured efficiency, THDi, and PF of the three convert-
ers in different load conditions is shown in Fig. 17. Obviously,
THDi and PF performances of these three converters in differ-
ent load conditions are nearly the same. However, regarding
efficiency, both bridgeless topologies have higher efficiency
than the conventional boost PFC converter and the M-IPOS
boost PFC converter has the highest efficiency among these
three converters in the measured load ranges 100∼850 W. Also
note that the M-IPOS boost PFC converter, different from its
IPOP and conventional topology counterparts, has relatively
flat efficiency curve over different load conditions, which
means high efficiency is achieved in the light load conditions.
Here, mainly due to the presences of the RCD snubber circuits
across MOSFETs in the experiment, the measured efficiency
curve is different from the calculated one in Fig. 13.
Fig. 18 shows the load transition waveforms of the M-IOPS
boost PFC converter. In Fig. 18, the capacitor voltages VC1
and VC2 are stable and equal to 200 V before and after the
load transition, which means that the automatic balance of the
capacitor voltages is achieved. Meanwhile, the output voltage
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Fig. 18. Load transitions of the M-IPOS boost PFC converter at 110 Vac input
voltage with output voltage Vo [100 V/div], capacitor voltages VC1 and VC2
[100 V/div], and input current iin [10 A/div]: (a) 425 W to 850 W, (b) 850
W to 425 W.
Vo and the input current iin are stable after the load transition
so the average current control is effective enough to control
this M-IPOS boost topology.
C. Mission Profiles Based Energy Losses Comparison
In order to make the comparison between bridgeless topolo-
gies more meaningful, this part introduces two power load
mission profiles of the typical telecom base stations in the
urban area and countryside, extracted from [8]. A base station
is an important facility to receive, process, and send the
telecom signals. Fig. 19 shows the specific mission profiles and
the typical configuration of a base station. Due to the tolerant
operation requirement in the base station, there are at least
two power supply units (PSUs) in the power chassis to support
these different units. Among these units, the remote radio units
(RRUs) and feeder are the most power consumption sections,
which receive and send the information between devices, e.g.,
cell phones and the base stations. That is the reason that the
extracted mission profiles have such a power load curve in a
typical day, i.e., heavy loads in working hours and light loads
in the late night.
Based on Fig. 19, assuming the three compared topologies
are used in the PSU AC-DC conversion part and fan is not
required to conduct the heat dissipation here. Then, based on
the power load mission profiles, the long-term energy losses
and the corresponding operation costs in one year of these
topologies can be calculated according to the experimental
efficiency curves in Fig. 17(a) and the industrial electricity
prices (0.06 e/kWh) in USA [50]. Meanwhile, besides the
component costs in the power stage (cf. Fig. 12), other key de-
vices’ prices are also estimated by referring the average prices
(only consider devices in stock) given in Mouser [51] and
Table ?? shows the key devices in each topology. Afterward,
by summing up all the evaluated components’ prices, the final
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Fig. 19. Two power load mission profiles of the base stations within 24 hours
in the countryside and urban, along with a typical base station configuration.
Two 850 W PSUs are assumed in the base station to support the different
load conditions.
TABLE III. Component Count Comparison of Bridgeless Topologies
Part number Conv. IPOS IPOP
ACPL-C790-000E (Sampling) 2.79×1 2.79×3 2.79×2
TMA 1205S (Iso. DC-DC) 3.18×1 3.18×3 3.18×2
TMA 1212S (Iso. DC-DC) 3.18×1 3.18×2 3.18×2
LM1117MP-3.3 (5 V to 3.3 V) 0.45 0.45 0.45
LM2596S-5.0 (12 V to 5 V) 2.25 2.25 2.25
ADUM3223ARZ (drive) 2.18 2.18 2.18
CM chock (7448042001) 8.10 8.10 8.10
TMS320F28335PGFA 16.73 16.73 16.73
Fig. 20 shows the operation costs in one year and the
estimated material costs of these three compared converters.
According to Fig. 20, if the M-IPOS boost topology is used
to replace the conventional boost topology, it takes 3.9 years
to get payback in the countryside and 0.36 years in the
urban area. The results presented here have neglected the
power losses in fan for heat dissipation, which will reduce
the payback period if they are taken into account since the
lower power losses generated by the M-IPOS boost topology
can result in lower power consumed by fan.
V. CONCLUSION
This paper consists of two major parts. In the first part,
this paper introduces bridgeless topology derivation method
by arranging two different or same converter cells in IPOP and
IPOS manners, which can serve as a tool to derive more other
bridgeless topologies. Specifically, ‘why these configurations
work’ and ‘how they can be obtained’ have been elaborated
with detailed graphics, which include using the basic converter
cells as examples to derive their corresponding bridgeless
topologies (cf. Figs. 2, 3, and 4). Furthermore, possible re-
search points are summarized after the topology reviews.
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Fig. 20. The cost comparison between the conventional, M-IPOS, and IPOP boost PFC converters: (a) operation costs at the countryside, (b) operation costs
at the urban area, (c) estimated material costs in experiment prototypes.
In the second part, a consistent component sizing procedure
with the electrical, thermal, and cost models is applied to
the conventional, IPOP, and M-IPOS boost PFC converters.
The comparison results in considerations of power stage’s
cost, power loss, and volume indicate that compared to the
IPOP and M-IPOS boost PFC converters, the conventional
boost PFC converter still has lower cost and volume, although
larger heatsinks are employed in semiconductors; Nonetheless,
regarding efficiency, it has apparently poor performance than
the two compared bridgeless converters. On the other hand,
the M-IPOS boost PFC converter has higher efficiency with
lower cost and volume compared to its IPOP boost topology
counterpart. Moreover, experimental results of three built 850
W prototypes show similar performances between converters
regarding PF and THDi, and confirm the theoretical efficiency
results obtained from the component sizing procedure. Finally,
combining the power load mission profiles of base stations
and the measured efficiency curves, the material cost payback
periods of using the M-IPOS boost topology instead of the
conventional boost topology are calculated as 0.36 years in
the urban and 3.9 years in the countryside.
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[4] Y. Jang and M. M. Jovanović, “Bridgeless high-power-factor buck
converter,” IEEE Trans. Power Electron., vol. 26, no. 2, pp. 602–611,
Feb. 2011.
[5] A. Jha and B. Singh, “Bridgeless buck-boost PFC converter for multi-
string LED driver,” in Proc. Ann. Meeting Ind. Appl. Soc., pp. 1–8, Oct.
2017.
[6] V. Bist and B. Singh, “An adjustable-speed PFC bridgeless buck-boost
converter-fed BLDC motor drive,” IEEE Trans. Ind. Electron., vol. 61,
no. 6, pp. 2665–2677, Jun. 2014.
[7] J. Biela, J. W. Kolar, and G. Deboy, “Optimal design of a compact 99.3%
efficient single-phase PFC rectifier,” in Proc. Appl. Power Electron.
Conf. Expo., pp. 1397–1404, 2010.
[8] B. Huang, G. Torrico, X. Ma, and Y. Liang, “High efficiency telecom
rectifier designed for wireless communication networks,” in Proc. Int.
Telecom. Energy Conf., pp. 1–6, 2011.
[9] H. Valipour, M. Mahdavi, and M. Ordonez, “Resonant bridgeless AC/DC
rectifier with high switching frequency and inherent PFC capability,”
IEEE Trans. Power Electron., vol. 35, no. 1, pp. 232–246, Jan. 2020.
[10] F. Musavi, W. Eberle, and W. G. Dunford, “A high-performance single-
phase bridgeless interleaved PFC converter for plug-in hybrid electric
vehicle battery chargers,” IEEE Trans. Ind. Appl., vol. 47, no. 4, pp.
1833–1843, Jul. 2011.
[11] S. Singh, B. Singh, G. Bhuvaneswari, and V. Bist, “A power quality
improved bridgeless converter-based computer power supply,” IEEE
Trans. Ind. Appl., vol. 52, no. 5, pp. 4385–4395, sep/Oct 2016.
[12] Z. Chen, P. Davari, and H. Wang, “Single-stage bridgeless buck-boost
PFC converter with DC split for low power LED applications,” in Proc.
Int. Power Electron. Appl. Conf. Expo., pp. 1–6, 2018.
[13] D. D.-C. Lu and W. Wang, “Bridgeless power factor correction circuits
with voltage-doubler configuration,” in Proc. Int. Conf. Power Electron.
Drive Syst., pp. 1037–1042, 2011.
[14] J. C. Salmon, “Circuit topologies for PWM boost rectifiers operated
from 1-phase and 3-phase AC supplies and using either single or split
DC rail voltage outputs,” in Proc. Appl. Power Electron. Conf. Expo.,
pp. 473–479, 1995.
[15] J. C. Salmon, “Circuit topologies for single-phase voltage-doubler boost
rectifiers,” IEEE Trans. Power Electron., vol. 8, no. 4, pp. 521–529, Oct.
1993.
[16] Y.-S. Kim, B.-K. Lee, and J. W. Lee, “Topology characteristics analysis
and performance comparison for optimal design of high efficiency PFC
circuit for telecom,” in Proc. Int. Telecom. Energy Conf., pp. 1–7, 2011.
[17] H.-Z. Yang, H.-W. Chiang, and C.-Y. Chen, “Implementation of bridge-
less Cuk power factor corrector with positive output voltage,” IEEE
Trans. Ind. Appl., vol. 51, no. 4, pp. 3325–3333, Jul. 2015.
[18] J.-W. Shin, S.-J. Choi, and B.-H. Cho, “High-efficiency bridgeless
flyback rectifier with bidirectional switch and dual output windings,”
IEEE Trans. Power Electron., vol. 29, no. 9, pp. 4752–4762, Sep. 2014.
[19] Z. Chen, B. Liu, P. Davari, and H. Wang, “Efficiency enhancement of
bridgeless buck-boost PFC converter with unity PF and dc split to reduce
voltage stresses,” in Proc. Ann. Conf. Ind. Electron. Soc., pp. 1187–1192,
2018.
[20] J. W. Kolar, J. Biela, and J. Minibock, “Exploring the pareto front of
multi-objective single-phase PFC rectifier design optimization - 99.2%
efficiency vs. 7kW/din3 power density,” in Proc. Int. Power Electron.
Motion Control Conf., pp. 1–21, 2009.
[21] P. Cortes, D. Bortis, R. Pittini, and J. W. Kolar, “Comparative evaluation
of three-phase isolated matrix-type PFC rectifier concepts for high
efficiency 380VDC supplies of future telco and data centers,” in Proc.
Europ. Conf. Power Electron. Appl., pp. 1–10, 2014.
[22] Q. Li, M. A. E. Andersen, and O. C. Thomsen, “Conduction losses and
common mode EMI analysis on bridgeless power factor correction,” in
Proc. Int. Conf. Power Electron. Drive Syst., pp. 1255–1260, 2009.
[23] M. Mirjafari, S. Harb, and R. S. Balog, “Multiobjective optimization
and topology selection for a module-integrated inverter,” IEEE Trans.
Power Electron., vol. 30, no. 8, pp. 4219–4231, Aug. 2015.
[24] R. Burkart, J. W. Kolar, and G. Griepentrog, “Comprehensive compara-
tive evaluation of single- and multi-stage three-phase power converters
for photovoltaic applications,” in Proc, Int. Telecom. Energy Conf., pp.
1–8, 2012.
[25] M. Schweizer, T. Friedli, and J. W. Kolar, “Comparative evaluation of
advanced three-phase three-level inverter/converter topologies against
two-level systems,” IEEE Trans. Ind. Electron., vol. 60, no. 12, pp.
5515–5527, Dec. 2013.
[26] R. M. Burkart and J. W. Kolar, “Comparative life cycle cost analysis of
Si and SiC pv converter systems based on advanced η-ρ-σ multiobjective
optimization techniques,” IEEE Trans. Power Electron., vol. 32, no. 6,
pp. 4344–4358, Jun. 2017.
IEEE TRANSACTIONS ON POWER ELECTRONICS 13
[27] S. Cuk, “Single-stage isolated bridgeless PFC converter achieves 98%
efficiency,” Power Electron. Techn. Mag., pp. 28–37, 2010.
[28] S. Nigsch, S. Cuk, and K. Schenk, “Analysis, modeling and design of a
true bridgeless single stage PFC with galvanic isolation,” in Proc. Appl.
Power Electron. Conf. Expo., pp. 469–476, 2015.
[29] A. F. de Souza and I. Barbi, “High power factor rectifier with reduced
conduction and commutation losses,” in Proc. Int. Telecom. Energy
Conf., pp. 8–1, 1999.
[30] A. A. Fardoun, E. H. Ismail, A. J. Sabzali, and M. A. Al-Saffar, “New
efficient bridgeless Cuk rectifiers for PFC applications,” IEEE Trans.
Power Electron., vol. 27, no. 7, pp. 3292–3301, Jul. 2012.
[31] A. J. Sabzali, E. H. Ismail, M. A. Al-Saffar, and A. A. Fardoun, “New
bridgeless DCM sepic and Cuk PFC rectifiers with low conduction and
switching losses,” IEEE Trans. Ind. Appl., vol. 47, no. 2, pp. 873–881,
Mar. 2011.
[32] A. F. de Souza and I. Barbi, “A new ZVS-PWM unity power factor
rectifier with reduced conduction losses,” IEEE Trans. Power Electron.,
vol. 10, no. 6, pp. 746–752, Nov. 1995.
[33] B. Su, J. Zhang, and Z. Lu, “Totem-pole boost bridgeless PFC rectifier
with simple zero-current detection and full-range ZVS operating at the
boundary of DCM/CCM,” IEEE Trans. Power Electron., vol. 26, no. 2,
pp. 427–435, Feb. 2011.
[34] J. Chen, D. Maksimovic, and R. W. Erickson, “Analysis and design of
a low-stress buck-boost converter in universal-input PFC applications,”
IEEE Trans. Power Electron., vol. 21, no. 2, pp. 320–329, Mar. 2006.
[35] W. Wang, H. Liu, S. Jiang, and D. Xu, “A novel bridgeless buck-boost
PFC converter,” in Proc. Power Electron. Spec. Conf., pp. 1304–1308,
2008.
[36] X. Lin and F. Wang, “New bridgeless buck PFC converter with improved
input current and power factor,” IEEE Trans. Ind. Electron., vol. 65,
no. 10, pp. 7730–7740, Oct. 2018.
[37] Z. Chen, P. Davari, and H. Wang, “A bridgeless buck-flyback PFC
converter with high PF and dead angles eliminated,” in Proc. Int. Conf.
Power Electron. ECCE Asia, pp. 1420–1427, 2019.
[38] T.-F. Wu and Y.-K. Chen, “A systematic and unified approach to
modeling PWM DC/DC converters based on the graft scheme,” IEEE
Trans. Ind. Electron., vol. 45, no. 1, pp. 88–98, Feb. 1998.
[39] X. Lin and F. Wang, “AC-DC bridgeless buck converter with high PFC
performance by inherently reduced dead zones,” IET Power Electron.,
vol. 11, no. 9, pp. 1575–1581, Jun. 2018.
[40] M. Kasper, R. M. Burkart, G. Deboy, and J. W. Kolar, “ZVS of power
MOSFETs revisited,” IEEE Trans. Power Electron., vol. 31, no. 12, pp.
8063–8067, Dec. 2016.
[41] X. Xie, C. Zhao, Q. Lu, and S. Liu, “A novel integrated buck-flyback
monisolated PFC converter with high power factor,” IEEE Trans. Ind.
Electron., vol. 60, no. 12, pp. 5603–5612, Dec. 2013.
[42] H. Ma, J. Lai, C. Zheng, and P. Sun, “A high-efficiency quasi-single-
stage bridgeless electrolytic capacitor-free high-power AC-DC driver
for supplying multiple LED strings in parallel,” IEEE Trans. Power
Electron., vol. 31, no. 8, pp. 5825–5836, Aug. 2016.
[43] Infineon Appl. Note, “An-v02-00-en: PFC boost converter design guide
1200 W design example,” Infineon Tech., Munich, German, 2016,
[Online].
[44] K. Ma, H. Wang, and F. Blaabjerg, “New approaches to reliability
assessment: using physics-of-failure for prediction and design in power
electronics systems,” IEEE Power Electron. Mag., vol. 3, no. 4, pp. 28–
41, Dec. 2016.
[45] Magnetics, “Power cores catalog 2017,” Magnetics, Pittsburgh, PA, USA,
2017, [Online].
[46] K. Venkatachalam, C. R. Sullivan, T. Abdallah, and H. Tacca, “Accurate
prediction of ferrite core loss with nonsinusoidal waveforms using only
Steinmetz parameters,” in Proc. Workshop Comp. Power Electron., pp.
36–41, 2002.
[47] R. Burkart and J. W. Kolar, “Component cost models for multi-objective
optimizations of switched-mode power converters,” in Proc. Energy
Conv. Congr. Expo., pp. 2139–2146, 2013.
[48] Infineon Tech., “CoolMOSTM SJ MOSFETs selection guide, common
CoolMOSTM applications and topologies,” Infineon Tech., Munich,
Germany, 2019, [Online].
[49] Infineon Tech., “CoolSiC-Revolution to rely on, SiC solutions enabling
radical new product designs with best system cost-performance ratio,”
Infineon Tech., Munich, Germany, 2017, [Online].
[51] Mouser, “Electronic-component search page.” [Online]. Available:
https://eu.mouser.com/Electronic-Components/
[50] European Commission, “Energy prices and costs in Europe,” European
Commission Report, Brussels, European, 2019, [Online].
Zhengge Chen (S’17) received the B.S. and M.S.
degree in the Electrical Engineering from Southwest
Jiaotong University, Chengdu, China, in 2013 and
2016, respectively. He is currently pursuing his
Ph.D. degree in Energy Technology Dept., Aalborg
University, Aalborg, Denmark.
In 2017, he held the position as a Research
Assistant in the Dept. of Electronic and Information
Engineering, at The Hong Kong Polytechnic Univer-
sity, Hong Kong. Prior to this, he was an Assistant
Engineer, working in the power distribution sector
for telecom equipment at Huawei Technologies Co., Ltd. His research interests
include AC-DC power converter topology and control for efficiency and
reliability improvement.
Pooya Davari (S’11-M’13-SM’19) received the
B.Sc. and M.Sc. degrees in electronic engineering
in 2004 and 2008, respectively, and the Ph.D.
degree in power electronics from QUT, Australia,
in 2013. From 2005 to 2010, he was involved in
several electronics and power electronics projects
as a Development Engineer. From 2013 to 2014,
he was with QUT, as a Lecturer. He joined Aalborg
University, in 2014, as a Postdoc, where he is
currently an Associate Professor. He has been
focusing on EMI, power quality and harmonic
mitigation analysis and control in power electronic systems. He has published
more than 100 technical papers. He is the recipient of a research grant from
the Danish Council of Independent Research (DFF-FTP) in 2016. Dr. Davari
served as a Guest Associate Editor of IET journal of Power Electronics, IEEE
Access Journal, Journal of Electronics and Journal of Applied Sciences. He
is an Associate Editor of Journal of Power Electronics, Associate Editor
of IET Electronics, Editorial board member of EPE journal and Journal of
Applied Sciences. He is member of the International Scientific Committee
(ISC) of EPE (ECCE Europe). Currently, he is a member of Joint Working
Group six and Working Group eight at the IEC standardization TC77A.
Huai Wang (M’12, SM’17) received the B.E.
degree in electrical engineering, from Huazhong
University of Science and Technology, Wuhan,
China, in 2007 and the Ph.D. degree in power
electronics, from the City University of Hong Kong,
Hong Kong, in 2012. He is currently Professor with
the Center of Reliable Power Electronics (CORPE),
Department of Energy Technology at Aalborg
University, Denmark. He was a Visiting Scientist
with the ETH Zurich, Switzerland, from Aug. to
Sep. 2014, and with the Massachusetts Institute of
Technology (MIT), USA, from Sep. to Nov. 2013. He was with the ABB
Corporate Research Center, Switzerland, in 2009. His research addresses
the fundamental challenges in modelling and validation of power electronic
component failure mechanisms, and application issues in system-level
predictability, condition monitoring, circuit architecture, and robustness
design. Dr. Wang received the Richard M. Bass Outstanding Young Power
Electronics Engineer Award from the IEEE Power Electronics Society in
2016, and the Green Talents Award from the German Federal Ministry
of Education and Research in 2014. He is currently the Chair of IEEE
PELS/IAS/IES Chapter in Denmark. He serves as an Associate Editor of IET
Electronics Letters, IEEE JOURNAL OF EMERGING AND SELECTED
TOPICS IN POWER ELECTRONICS, and IEEE TRANSACTIONS ON
POWER ELECTRONICS.
